In oorplanning of VLSI design, it is useful if users are allowed to specify some placement constraints in the packing. One particular kind of placement constraints is to pack some modules on one of the four sides: on the left, on the right, at the bottom or at the top of the nal oorplan. These are called boundary constraints. In this paper, we enhanced a well-known slicing oorplan algorithm 10] to handle these boundary constraints. Our main contribution is a necessary and su cient characterization of the Polish expression, a representation of the intermediate solutions in the simulated annealing process, so that we can check these constraints e ciently and can x the expression in case the constraints are violated. We tested our algorithm on some benchmark data and the performance is good.
Introduction
Floorplan design is an important step in physical design of VLSI circuits. It is the problem of placing a set of circuit modules on a chip to minimize total area and interconnection cost. In this early stage of physical design, most of the modules are not yet designed and thus are exible in shape (soft modules) and free to move (free modules).
Many existing oorplanners are based on slicing oorplans 1, 10, 2, 6, 9] and it has been shown theoretically that slicing oorplans can pack modules tightly 11]. There are several advantages in using slicing oorplans. Firstly, focusing only on slicing oorplans signi cantly reduces the search space and this leads to fast runtime. Secondly, the shape exibility of the soft modules can be fully exploited to pack modules tightly using an e cient shape curve computation technique 8, 7] . As a result, existing oorplanners that use slicing oorplans are usually very e cient in runtime and yet can pack modules tightly.
Recently, there are some interesting research activities in the direction of non-slicing oorplans. Two methods, bound-sliceline-grid (BSG) 5] and sequence-pair (SP) 3], are proposed. These methods are originally designed for placement of modules which have no exibility in shape (hard modules). The sequence-pair method is recently extended to handle soft modules 4]. In order to handle soft modules, it needs to solve an expensive convex programming problem to determine the exact shape of each soft module numerous times, and this results in long runtime. Note that for the same set of benchmark data ( apte, xerox, hp, ami33, ami49 ) in 4], we run the slicing oorplan algorithm in 10] and can obtain comparable results using only a fraction of the runtime. In fact, we have less than 1% dead space using no more than 7 seconds for all the test problems.
In oorplanning, it is useful if users are allowed to specify some placement constraints in the nal packing. We did some previous work on oorplanning with pre-placed modules 12]. A pre-placed module is xed in position, height and width. We solved this problem by a novel shape curve computation procedure which takes the positions of the pre-placed modules into consideration.
The placement constraint we consider here is called boundary constraint: some modules are constrainted to be packed on one of the four sides: on the left, on the right, at the bottom or at the top of the nal oorplan. This is useful because designers may want to place some modules along the boundary for I/O connections. Besides, oorplanning is usually done hierarchically in which modules are grouped into di erent units and oorplanning is done independently for each unit on the chip. It will help if some modules are constrained to be packed along the boundary of the unit so that they can abut with some other modules in the neighboring units. We extend a well-known slicing oorplan algorithm by Wong and Liu 10] to handle these constraints. Our main contribution is a necessary and su cient characterization of the Polish expression, a representation of the intermediate solutions in the simulated annealing process, so that we can check these boundary constraints e ciently and can x the expression in case the constraints are violated. We tested our algorithm with some benchmark data and the performance is good. The rest of the paper is organized as follows. We rst de ne the problem formally in Section 2. Section 3 provides a brief review of the Wong-Liu algorithm. The new work is presented in Section 4 and the experimental results are shown in Section 5.
Problem De nition
A module A is a rectangle of height h(A), width w(A) and area area(A). The aspect ratio of A is de ned as h(A)=w(A). A soft module is a module whose shape can be changed as long as the aspect ratio is within a given range and the area is as given. A oorplan for n modules consists of an enveloping rectangle R subdivided by horizontal lines and vertical lines into n non-overlapping rectangles such that each rectangle must be large enough to accommodate the module assigned to it. There are two kinds of oorplans: slicing and non-slicing. A slicing oorplan is a oorplan which can be obtained by recursively cutting a rectangle into two parts by either a vertical line or a horizontal line. A non-slicing oorplan is a oorplan which is not slicing.
In our problem, we are given two kinds of soft modules M = F B. The modules in F are free to move while the modules in B are constrainted to be packed on one of the four sides of the nal oorplan.
A feasible packing is a packing in the rst quadrant such that the width and height of all the modules are consistent with their aspect ratio constraints and their area constraints, and all the modules in B are placed on the boundaries as required (Figure 2 ). Our objective is to construct a feasible oorplan R to minimize A + W where A is the total area of the oorplan R , W is an estimation of the interconnect cost and is a constant that controls the relative importance of A and W. We require that the aspect ratio of the nal packing is between two given numbers r min and r max . A slicing oorplan can be represented by an oriented rooted binary tree, called a slicing tree (Figure 3 ). Each internal node of the tree is labeled by a * or a +, corresponding to a vertical or a horizontal cut respectively.
Each leaf corresponds to a basic module and is labeled by a number from 1 to n. No dimensional information on the position of each cut is speci ed in the slicing tree. If we traverse a slicing tree in postorder, we obtain a Polish expression and a Polish expression is said to be normalized if there is no consecutive *'s nor consecutive +'s in the sequence. It is proved in 10] that there is a 1-1 correspondence between the set of normalized Polish expressions of length 2n ? 1 and the set of slicing oorplans with n modules.
In 10], Wong and Liu used the set of all normalized Polish expressions as the solution space for the simulated annealing method. In order to search the solution space e ciently, they de ned three types of moves ( M1, M2 and M3 ) to transform a Polish expression into another. They can make use of the exibility of the soft modules to select the "best" oorplan among all the equivalent ones represented by the same Polish expression. This is done by carrying out an e cient shape curve computation 7, 10] whenever a Polish expression is examined. The cost function is A + W where A is the total packing area and W is the interconnect cost. This algorithm is very e cient and the performance is very good.
However their method does not consider any placement constraint and there is actually a simple and natural way to handle boundary constraint in the Polish expression representation. We will describe it in the following section.
Our method
In the simulated annealing process, we check the normalized Polish expression in each iteration to see whether the boundary constraints are satis ed. This can be done e ciently in linear time by scanning the expression once. Then we x the violated constraints as much as possible, and include in the cost a boundary constraint term to penalize the remaining violations.
4.1
Checking the Boundary Constraints
The slicing trees and Polish expressions have orientation. In Figure 4 , the slicing tree on the left corresponds to a Polish expression AB+, which means that module A is below module B. The slicing tree on the right corresponds to the expression AB , which means that module A is on the left of module B. Therefore if we want to pack a module A on the right (left) boundary of the nal oorplan, the slicing tree T should be such that A is not in the left (right) subtree of any internal node of T labeled . Similarly if we want to put a module A at the top (bottom) of the oorplan, the slicing tree T should be such that A is not in the left (right) subtree of any internal node of T labeled +. An example is shown in Figure 5 . Lemma 1 summarizes the above observations: Module E is on the left boundary of R, so it must be in the left subtree of any internal node in T labeled "*"
Module H is on the right boundary of R, so it must be in the right subtree of any internal node in T labeled "*"
Module C is on the upper boundary of R, so it must be in the right subtree of any internal node in T labeled "+"
Module G is on the lower boundary of R, so it must be in the left subtree of any internal node in T labeled "+" In the annealing process, we use Polish expressions to represent the slicing trees. It will be ine cient if we build a slicing tree in each iteration to check the conditions in Lemma 1. Actually we can check the necessary and su cient conditions in Lemma 1 e ciently by scanning the Polish expression once. This is done by keeping a stack when scanning the expression from right to left. Each stack element x has four bits: x:left, x:right, x:top and x:bottom. We push an element onto the stack whenever we see an operator in the expression. This stack element represents the sub-oorplans X represented by the children subtrees of in the slicing tree T. The four bits indicate whether there are modules above X, below X, on the right of X and on the left of X, e.g. x:left = 1 if and only if there is at least one module on the left of X in the oorplan.
We scan the Polish expression from right to left. When we scan a +, we push a new element x onto the stack. The four bits of x are copied from the previous stack top element, except that x:bottom is assigned to 1. Similarly we push a new element onto the stack whenever we scan a but now we assign x:left to 1 and copy the other three bits from the previous stack top element. The invariant is that whenever we scan a module A in the expression, the four bits at the top of the stack will indicate whether there are modules above A, below A, on the right of A and on the left of A, and we can copy these information to A:above, A:below, A:right and A:left. These four bits, when attached to a module name, indicate whether there are modules lying above, below, on the right and on the left of that module in the nal oorplan. 
Proof of Correctness
Consider any subtree t in the slicing tree T, we want to prove by induction that if the stack top element shows correctly the boundary conditions for the sub-oorplan represented by t when we rst visit the root of t, the algorithm will assign correct boundary conditions to all the basic modules in t. Notice that if this statement is true, we can put t as the whole slicing tree T. Since all four bits of the stack top element are initialized to zero at the beginning, which are the correct boundary conditions for the entire oorplan, we can conclude that the algorithm will assign correct boundary conditions to all the basic modules in T.
We prove by induction on the depth of the subtree t. Lets consider the base case when the depth of t is one, i.e. t consists of a single basic module only. We assume that the stack top element shows correctly the boundary conditions for the sub-oorplan represented by t when we rst visit the root of t, this implys trivially that the stack top element shows correctly the boundary conditions for this basic module when we visit it. Thus the algorithm will assign correct boundary conditions to this module and the statement is true. Now, we assume that the statement is true for any subtree t which has a depth less than or equal to k where k 1. Lets consider a subtree t of depth k + 1. We assume that the stack top element shows correctly the boundary conditions for the sub-oorplan represented by t when we rst visit the root of t. We consider two di erent cases. In the rst case, we assume that the root of t is a operator. Let t 1 and t 2 be the right and left subtree at the root of t respectively. The next step after visiting the root of t is to visit t 1 ( a reversed postorder traversal ). The boundary conditions for the sub-oorplan R t1 represented by t 1 is the same as that of t except that we are sure there must be at least one module on the left of R t1 , since t 2 is on the left of t 1 . In the algorithm, we push a new element x onto the stack before visiting t 1 , and copy the bits from the previous stack top element to this new element except that we put x:left = 1. This stack top element thus shows correctly the boundary conditions for R t1 when we start to visit t 1 . According to the inductive hypothesis, the algorithm will assign correct boundary conditions to all the basic modules in t 1 since the depth of t 1 is less than or equal to k. When we backtrack from t 1 , we modify the bits of x before visiting t 2 . We copy x:left from the element below and put x:right = 1 because t 1 is on the right of t 2 and there is at least one module on the right of the sub-oorplan R t2 represented by t 2 . This stack top element will thus show correctly the boundary conditions for R t2 when we start to visit t 2 . According to the inductive hypothesis, the algorithm will assign correct boundary conditions to the basic modules in t 2 since the depth of t 2 is less than or equal to k. In the second case, we assume that the root of t is a + operator.
We can argue similarly as above to show that the algorithm will assign correct boundary conditions to all the basic modules in t.
Therefore by induction, the statement is true and we can conclude that the algorithm will assign correct boundary conditions to all the basic modules in T. 2
Analysis
Let n be the number of modules. The length of the Polish expression will be 2n ? 1: n modules and n ? 1 operators. In the algorithm, we will scan the Polish expression once from right to left. When we see an operator, we will push an element onto the stack and set the ag of the element to 0. When we see a module name, we will pop the stack until we see an element of ag 0, then we will reset the ag to 1. We do a constant amount of work for each module name and operator in the Polish expression and the complexity of the algorithm is thus O(n).
Fixing a Polish Expression
If a Polish expression does not satisfy the boundary constraints, we can x it as much as possible by shu ing the modules. An example is shown in Figure 6 . In Figure 6 , the boundary constraint is violated in (a) since module E is not packed at the bottom, as required. To x this, we exchange E with F where F is the module closest to E in the Polish expression and that F is packed on the lower boundary. In general, if a module A is not packed along the boundary as required, we will shu e it with another module B which is closest to A in the Polish expression and that B's position satis es the boundary constraint of A. The complexity of this procedure is O(mn) where m is the number of constrainted modules and n is the total number of modules. In the worst case, for each constrainted module A, we need to scan all the other modules to nd the closest one which satisfys the constraint of A. However, if we start the scanning process from the position of A, we usually do not need to scan all the modules to nd the closest one. Besides the number of modules which violate their constraints decreases rapidly during the annealing process. Therefore, the time taken is actually much faster in practice. It is possible that some constraints are still violated after all the possible shu ings, since a Polish expression may correspond to a oorplan which does not have enough positions along the boundaries to satisfy all the required constraints. We include a boundary constraint term in the cost function to penalize the remaining violated constraints. All violations will be eliminated as the annealing process proceeds because of this boundary constraint penalty term. The cost function is de ned as A + W + D where A is the total area of the packing obtained from the shape curve at the root of the slicing tree, W is the half-perimeter estimation of the interconnect cost, and D is a penalty term for the boundary constraint. The penalty term D is the total distance of the modules from the boundaries of the oorplan along which they should be packed. For instance, if module A is constrainted to be packed on the right, the penalty term for A will be the distance between the right side of A and the right boundary of the nal oorplan. The penalty terms are similarly de ned for modules constrainted to be packed on the left, at the top and at the bottom. and are constants which control the relative importance of the three terms. is usually set such that the area term and the interconnect term are approximately balanced. The boundary constraint terms D will drop to zero as the process proceeds.
Experimental Results
We tested the above method on three MCNC building blocks examples: ami33, ami49 and playout. ami33 has 33 modules and 123 nets. ami49 has 49 modules and 408 nets. playout has 62 modules and 1611 nets. We pick twelve modules from ami33, sixteen modules from ami49 and twenty modules from playout, and require them to be packed along the boundaries evenly. We tested the oorplanner with fteen data sets which are derived from the MCNC examples by imposing di erent boundary constraints on the selected module. The starting temperature is decided such that an accepting ratio is 100% at the beginning. The temperature is lowered at a constant rate (0.9), and the number of iterations at one temperature step is twenty times the number of modules. All the experiments were carried out on a 300 MHz Pentium II Intel processor. Table 1 shows the experimental results. All the boundary constraints are satis ed in each data set. Both the packing quality and e ciency are satisfactory. Figure 7 is a result packing of ami49 in which we require modules 1, 3, 5, 7, 10, 24, 46, 49 to be packed at the top and modules 9, 11, 18, 19 We have shortened the paper and, on the other hand, modi ed parts of it to address the comments of the reviewers and the associate editor's comments Review Number 1 1. I wonder if the nonslicing oorplan has been used, how much performance can be improved. Non-slicing can improve the packing quality. But given the shape exibility of the soft modules, slicing oorplans can also pack very tightly. We can see the packing quality from the results in Table 1 . 2. I am not sure the importance of this topic. The author may explain this a little bit.
We have expanded paragraph 5 of the section Introduction to explain this further: "This is useful because ..... in the neighboring units." 3. What is complexity of this algorithm?
We have added section 4.1.2 to analyze the complexity of the algorithm. 4. Is there any work has been done in this area by di erent authors.
As long as we know, there is no previous work on boundary constraints in oorplanning. Review Number 2 1. However, this paper fails to propose a method which can always adapt an infeasible solution into a feasible one. It is true that the procedure can only x an infeasible solution "as much as possible". However we have a penalty term for the boundary constraint in the cost function to pull the solution to the feasible set. Actually, we had done many experiments (besides those reported in the paper) and the results show that the oorplanner is very stable and all the constraints can be satis ed at the end in all the cases. Review Number 3
1. it Lemma 1 does not hold when a module is not contained in any subtrees of nodes labeled *. For example, module 1 in Fig. 4 is not contained in any right subtree of *, but on the right boundary. Should be "a module is on the right boundary if and only if it is not in the left subtree of any *". We have modi ed Lemma 1. 2. This paper considers soft modules and boundary constraints. The BSG method can be extended to handle soft modules and boundary-constraint. The BSG method can also handle pre-placed modules (Pre-placed modules are mentioned only in 2nd paragraph in Page 2). Please discuss about the following literatures. We can imagine that BSG-based packing can also handle boundary constraint because we can understand the relative positioning of the modules from the BSG assignment. However, no actual work is done before using BSG-based packing to handle boundary constraints, and we have no idea how good it will work in practice. Besides, Polish expression representation for slicing oorplans has an important advantage over sequence pair or BSG in handling soft modules very e ciently. 3. Please discuss about the computational complexity of the xing procedure.
We have extended the rst paragraph of section 4.2 to explain the computational complexity of the xing procedure. 4. References should be checked more carefully. For example, the orders of authors in 2] and 7] are wrong. Please sort references in some order.
We have corrected the ordering of the authors in the papers mentioned above.
